Full PDF Text Transcription for IS61DDB41M18A (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
IS61DDB41M18A. For precise diagrams, and layout, please refer to the original PDF.
IS61DDB41M18A IS61DDB451236A 1Mx18, 512Kx36 18Mb DDR-II (Burst 4) CIO SYNCHRONOUS SRAM ADVANCED INFORMATION JULY 2012 FEATURES DESCRIPTION 512Kx36 and 1Mx18 configurati...
View more extracted text
RMATION JULY 2012 FEATURES DESCRIPTION 512Kx36 and 1Mx18 configuration available. On-chip delay-locked loop (DLL) for wide data valid window. Common I/O read and write ports. Synchronous pipeline read with late write operation. Double Data Rate (DDR) interface for read and write input ports. Fixed 4-bit burst for read and write operations. Clock stop support. Two input clocks (K and K#) for address and control registering at rising edges only. Two input clocks (C and C#) for data output control. Two echo clocks (CQ and CQ#) that are delivered simultaneously with data. +1.8V core power supply and 1.5V
IS61DDB41M18A Datasheet
