Datasheet Details
| Part number | IS61DDPB41M36B2 |
|---|---|
| Manufacturer | Integrated Silicon Solution |
| File Size | 712.55 KB |
| Description | 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM |
| Datasheet |
 IS61DDPB41M36B2 Datasheet
|
|
|
This page provides the datasheet information for the IS61DDPB41M36B2, a member of the IS61DDPB42M18B 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM family.
| Part number | IS61DDPB41M36B2 |
|---|---|
| Manufacturer | Integrated Silicon Solution |
| File Size | 712.55 KB |
| Description | 36Mb DDR-IIP(Burst 4) CIO SYNCHRONOUS SRAM |
| Datasheet |
IS61DDPB41M36B2 Datasheet
|
|
|
|
1Mx36 and 2Mx18 configuration available.
On-chip Delay-Locked Loop (DLL) for wide data valid window.
Common I/O read and write ports.
Synchronous pipeline read with self-timed late write operation.
Double Data Rate (DDR) interface for read and write input ports.