8XC251TA Datasheet PDF - Intel Corporation HIGH-PERFORMANCE CHMOS MICROCONTROLLER Specs

8XC251TA - HIGH-PERFORMANCE CHMOS MICROCONTROLLER

Datasheet Summary

Description

at any time, without notice.

Contact your local Intel sales office or your distributor to obtain the latest specifications and before placing your product order.

Features

or instructions marked "reserved" or "undefined. " Intel reserves these for future definition and shall have no responsibility whatsoever for conflicts or incompatibilities arising from future changes to them. The 8xC251TA/TB/TP/TQ may contain design defects or errors known as errata which may cause the product to deviate from published specifications. Current characterized errata are available on request. Copies of documents which have an ordering number and are referenced in this document, or o.

Datasheet Details

Part number	8XC251TA
Manufacturer	Intel Corporation
File Size	238.65 KB
Description	HIGH-PERFORMANCE CHMOS MICROCONTROLLER
Datasheet	8XC251TA Datasheet
Additional preview pages of the 8XC251TA datasheet.

📁 Similar Datasheet

8XC51FA - 8-bit microcontroller (NXP)

8XC51FB - 8-bit microcontroller (NXP)

8XC51FC - 8-bit microcontroller (NXP)

8XC51GB - CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER (Intel)

8XC51RA - 8-bit microcontroller (NXP)

8XC51RB - 8-bit microcontroller (NXP)

8XC51RC - 8-bit microcontroller (NXP)

8XC51RD - 8-bit microcontroller (NXP)

8XC52 - CHMOS SINGLE-CHIP 8-BIT MICROCONTROLLER (Advanced Analogic Technologies)

8XC54 - 8-bit microcontrolle (NXP)

Full PDF Text Transcription

Click to expand full text

ADVANCE INFORMATION 8xC251TA/TB/TP/TQ HIGH-PERFORMANCE CHMOS MICROCONTROLLER Commercial/Express s Real-time and Programmed Wait State s User-selectable Configurations: Bus Operation s Binary-code Compatible with MCS® 51 s Pin Compatible with 44-pin PLCC and 40-pin PDIP MCS 51 Sockets s Register-based MCS® 251 Architecture — 40-byte Register File — Registers Accessible as Bytes, Words, or Double Words s Enriched MCS 51 Instruction Set — 16-bit and 32-bit Arithmetic and Logic Instructions — Compare and Conditional Jump Instructions — Expanded Set of Move Instructions s Linear Addressing s 256-Kbyte Expanded External — External Wait States (0-3 wait states) — Address Range & Memory Mapping — Page Mode — Extended Data Float Timings or 8xC251Sx Compatible AC Timings s 32 Programmable I/O L

Published: Mar 22, 2005 |