S82433NX - LOCAL BUS ACCELERATOR (LBX)

Intel Corporation

General Description

2 1 Host Interface Signals 2 2 Main Memory (DRAM) Interface Signals 2 3 PCI Interface Signals 2 4 PCMC Interface Signals 2 5 Reset and Clock Signals 3 0 FUNCTIONAL DESCRIPTION 3 1 LBX Post and Prefetch Buffers 3 1 1 CPU-TO-MEMORY POSTED WRITE BUFFER 3 1 2 PCI-TO-MEMORY POSTED WRITE BUFFER 3 1 3 PCI

Key Features

📥 Download Datasheet

S82433NX local bus accelerator (lbx) by Intel Corporation - Datasheet Preview

Datasheet Details

Part number	S82433NX
Manufacturer	Intel Corporation
File Size	540.06 KB
Description	LOCAL BUS ACCELERATOR (LBX)
Datasheet	S82433NX Datasheet

📁 Similar Datasheet

Part Number	Description	Manufacturer
S8241ABPMC	S-8241	Seiko Instruments
S8200	Linear LED Driver IC	KODENSHI
S8201	SILICON GATE ENHANCEMENT MODE RF POWER VDMOS TRANSISTOR	Polyfet RF Devices
S8202	SILICON GATE ENHANCEMENT MODE RF POWER VDMOS TRANSISTOR	Polyfet RF Devices
S8205A	Dual N-Channel MOSFET	Tuofeng Semiconductor

Other Datasheets by Intel Corporation

Part Number	Description
S82433LX	LOCAL BUS ACCELERATOR (LBX)
S82078	82078 CHMOS SINGLE-CHIP FLOPPY DISK CONTROLLER

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text

82433LX 82433NX LOCAL BUS ACCELERATOR (LBX) Y Supports the Full 64-bit Pentium Processor Data Bus at Frequencies up to 66 MHz (82433LX and 82433NX) Drives 3 3V Signal Levels on the CPU Data and Address Buses (82433NX) Provides a 64-Bit Interface to DRAM and a 32-Bit Interface to PCI Five Integrated Write Posting and Read Prefetch Buffers Increase CPU and PCI Performance CPU-to-Memory Posted Write Buffer 4 Qwords Deep PCI-to-Memory Posted Write Buffer Two Buffers 4 Dwords Each PCI-to-Memory Read Prefetch Buffer 4 Qwords Deep CPU-to-PCI Posted Write Buffer 4 Dwords Deep CPU-to-PCI Read Prefetch Buffer 4 Dwords Deep CPU-to-Memory and CPU-to-PCI Write Posting Buffers Accelerate Write Performance Y Dual-Port Architecture Allows Concurrent Operations on the Host and PCI Buses Operates Synchro