Datasheet4U Logo Datasheet4U.com

28F512 - 512K (64K x 8) CMOS FLASH MEMORY

Datasheet Summary

Features

  • g10% VCC Tolerance Maximum Latch-Up Immunity through EPI Processing Y ETOX II Nonvolatile Flash Technology EPROM-Compatible Process Base High-Volume Manufacturing Experience Y JEDEC-Standard Pinouts 32-Pin Plastic Dip 32-Lead PLCC (See Packaging Spec Order 231369) Y Extended Temperature Options Intel’s 28F512 CMOS flash memory offers the most cost-effective and reliable alternative for read write random access nonvolatile memory The 28F512.

📥 Download Datasheet

Datasheet preview – 28F512

Datasheet Details

Part number 28F512
Manufacturer Intel
File Size 346.44 KB
Description 512K (64K x 8) CMOS FLASH MEMORY
Datasheet download datasheet 28F512 Datasheet
Additional preview pages of the 28F512 datasheet.

📁 Similar Datasheet

  • 28F010 - 1 Megabit CMOS Flash Memory (Catalyst Semiconductor)
  • 28F1000 - MX28F1000 (Macronix International)
  • 28F102 - CAT28F102 (Catalyst Semiconductor)
  • 28F128J3A - (28FxxxJ3A) Intel StrataFlash Memory (Intel Corporation)
  • 28F128L18 - (28FxxxL18) StrataFlash Wireless Memory (Intel Corporation)
  • 28F128L30 - (28FxxxL30) Wireless Memory (Intel Corporation)
  • 28F128P30 - StrataFlash Embedded Memory (Intel Corporation)
  • 28F160C3 - 3 Volt Advanced+ Boot Block Flash Memory (Intel Corporation)
  • 28F2000PPC - MX28F2000P (MXIC)
  • 28F211 - M28F211 (ST Microelectronics)
Other Datasheets by Intel
  • 28F001BN-B - 1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY
  • 28F001BN-T - 1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY
  • 28F001BX-B - 1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY
  • 28F001BX-T - 1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY
  • 28F002BC - 28F002BC 2-MBIT (256K X 8) BOOT BLOCK FLASH MEMORY
  • 28F002BL-B - LOW-POWER BOOT BLOCK FLASH MEMORY
  • 28F002BL-T - LOW-POWER BOOT BLOCK FLASH MEMORY
  • 28F002BX-B - BOOT BLOCK FLASH MEMORY

Full PDF Text Transcription

Click to expand full text
28F512 512K (64K x 8) CMOS FLASH MEMORY Y Flash Electrical Chip-Erase 1 Second Typical Chip-Erase Y Quick-Pulse Programming Algorithm 10 ms Typical Byte-Program 1 Second Chip-Program Y 100 000 Erase Program Cycles Y 12 0V g5% VPP Y High-Performance Read 120 ns Maximum Access Time Y CMOS Low Power Consumption 10 mA Typical Active Current 50 mA Typical Standby Current 0W Data Retention Power Y Integrated Program Erase Stop Timers Y Command Register Architecture for Microprocessor Microcontroller Compatible Write Interface Y Noise Immunity Features g10% VCC Tolerance Maximum Latch-Up Immunity through EPI Processing Y ETOX II Nonvolatile Flash Technology EPROM-Compatible Process Base High-Volume Manufacturing Experience Y JEDEC-Standard Pinouts 32-Pin Plastic Dip 32-Lead PLCC (See Packaging
Published: |