DJLXT971ALCA4S - Dual Speed Fast Ethernet PHY Transceiver

This page provides the datasheet information for the DJLXT971ALCA4S, a member of the DJLXT971A Dual Speed Fast Ethernet PHY Transceiver family.

Product Overview

Intel

Part number	DJLXT971ALCA4S
Manufacturer	Intel
File Size	1.77 MB
Description	Dual Speed Fast Ethernet PHY Transceiver
Datasheet	DJLXT971ALCA4S Datasheet
Additional preview pages of the DJLXT971ALCA4S datasheet.

at any time, without notice.

DataShee DataSheet4U. com.
3.3V Operation. Low power consumption (300 mW typical). Low-power “Sleep” mode. 10BASE-T and 100BASE-TX using a single RJ-45 connection. Supports auto-negotiation and parallel detection. MII interface with extended register capability. Robust baseline wander correction performance. 100BASE-FX fiber-optic capable. Standard CSMA/CD or full-duplex operation. Supports JTAG boundary scan.

Other Datasheets by Intel

Published: Sep 6, 2006 |