Download IR44273LPBF Datasheet PDF
IR44273LPBF page 2
Page 2
IR44273LPBF page 3
Page 3

IR44273LPBF Description

Qualification Information Ratings Remended Operating Conditions Static Dynamic Functional Block Diagrams Input/Output Pin Equivalent Circuit Diagram Lead Definitions Lead Assignments Timing Diagrams Package Details: Proprietary latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is patible with standard CMOS or LSTTL output.

IR44273LPBF Key Features

  • Wide VCC range (5 V to 20 V)
  • CMOS Schmitt-triggered inputs
  • Under voltage lockout
  • 3.3 V logic patible
  • Additional OUT pin
  • Output in phase with inputs
  • Leadfree, RoHS pliant