68HC68W1 Datasheet PDF - Intersil Corporation CMOS Serial Digital Pulse Width Modulator Specs

68HC68W1 - CMOS Serial Digital Pulse Width Modulator

Datasheet Summary

Description

The CDP68HC68W1 modulates a clock input to supply a variable frequency and duty-cycle output signal.

Three 8-bit registers (pulse width, frequency and control) are accessed serially after power is applied to initialize device operation.

Features

Programmable Frequency and Duty Cycle Output.
Serial Bus Input; Compatible with Motorola/Intersil SPI Bus, Simple Shift-Register Type Interface.
8 Lead PDIP Package.
Schmitt Trigger Clock Input.
4V to 6V Operation, -40oC to 85oC Temperature Range.
8MHz Clock Input Frequency Pinout CDP68HC68W1 (PDIP) TOP VIEW CLK CS VT VSS 1 2 3 4 8 7 6 5 VDD PWM SCK DATA Ordering Information PART NUMBER CDP68HC68W1E TEMP. RANGE (oC) -40 to 85.

Datasheet Details

Part number	68HC68W1
Manufacturer	Intersil Corporation
File Size	43.21 KB
Description	CMOS Serial Digital Pulse Width Modulator
Datasheet	68HC68W1 Datasheet
Additional preview pages of the 68HC68W1 datasheet.

📁 Similar Datasheet

68HC05B - High-density Complementary Metal Oxide Semiconductor (HCMOS) Microcomputer Unit (Motorola Inc)

68HC05B6 - MC68HC05B6 (Freescale Semiconductor)

68HC05BD2 - SPECIFICATION REV 2.0 (General Release) (Freescale Semiconductor)

68HC05BD7 - SPECIFICATION REV 2.0 (General Release) (Freescale Semiconductor)

68HC05C4 - MC68HC05C4 (Freescale Semiconductor)

68HC05C5 - SPECIFICATION (General Release) (Freescale Semiconductor)

68HC05CC1 - SPECIFICATION (General Release) (Freescale Semiconductor)

68HC05CC2 - SPECIFICATION (General Release) (Freescale Semiconductor)

68HC05CL16 - SPECIFICATION (General Release) (Freescale Semiconductor)

68HC05CL48 - SPECIFICATION (General Release) (Freescale Semiconductor)

Full PDF Text Transcription

Click to expand full text

CDP68HC68W1 March 1998 CMOS Serial Digital Pulse Width Modulator Description The CDP68HC68W1 modulates a clock input to supply a variable frequency and duty-cycle output signal. Three 8-bit registers (pulse width, frequency and control) are accessed serially after power is applied to initialize device operation. The value in the pulse width register selects the high duration of the output period. The frequency register byte divides the clock input frequency and determines the overall output clock period. The input clock can be further divided by two or a low power mode may be selected by the lower two bits in the control register. A comparator circuit allows threshold control by setting the output low if the input at the VT pin rises above 0.75V.

Published: Apr 3, 2005 |