Datasheet4U Logo Datasheet4U.com

CD4018BMS - CMOS Presettable Divide-By- N Counter

Datasheet Summary

Description

CD4018BMS types consist of 5 Johnson-Counter stages, buffered Q outputs from each stage, and counter preset control gating.

CLOCK, RESET, DATA, PRESET ENABLE, and 5 individual JAM inputs are provided.

Features

  • High Voltage Type (20V Rating).
  • Medium Speed Operation 10MHz (typ. ) at VDD - VSS = 10V.
  • Fully Static Operation.
  • 100% Tested for Quiescent Current at 20V.
  • Standardized Symmetrical Output Characteristics.
  • 5V, 10V and 15V Parametric Ratings.
  • Maximum Input Current of 1µa at 18V Over Full Package-Temperature Range; - 100nA at 18V and 25oC.
  • Noise Margin (Over Full Package Temperature Range): - 1V at VDD = 5V - 2V at VDD = 10V - 2.

📥 Download Datasheet

Datasheet preview – CD4018BMS

Datasheet Details

Part number CD4018BMS
Manufacturer Intersil Corporation
File Size 85.74 KB
Description CMOS Presettable Divide-By- N Counter
Datasheet download datasheet CD4018BMS Datasheet
Additional preview pages of the CD4018BMS datasheet.

📁 Similar Datasheet

  • CD4018BM - CMOS PRESETTABLE DIVIDE-BY-N COUNTER (Texas Instruments)
  • CD4018B - CMOS PRESETTABLE DIVIDE-BY-N COUNTER (Texas Instruments)
  • CD4018B - CMOS PRESETTABLE DIVIDE-BY-N COUNTER (RCA)
  • CD4018BE - CMOS PRESETTABLE DIVIDE-BY-N COUNTER (Texas Instruments)
  • CD4018BF - CMOS PRESETTABLE DIVIDE-BY-N COUNTER (Texas Instruments)
  • CD4018BF3A - CMOS PRESETTABLE DIVIDE-BY-N COUNTER (Texas Instruments)
  • CD40181B - CMOS 4 Bit Arithmetic Logic Unit (RCA)
  • CD40182B - CMOS Look-Ahead Carry Generator (RCA)
  • CD4018A - CMOS PRESETTABLE DIVIDE-BY-N COUNTER (RCA)
  • CD40100B - CMOS 32-Stage Static Left/Right Shift Register (RCA)
Other Datasheets by Intersil Corporation
  • CD40181BMS - CMOS 4 Bit Arithmetic Logic Unit
  • CD40182BMS - CMOS Look-Ahead Carry Generator
  • CD40100BMS - CMOS 32-Stage Static Left/Right Shift Register
  • CD40102BMS - CMOS 8-Stage Presettable Synchronous Down Counters
  • CD40103BMS - CMOS 8-Stage Presettable Synchronous Down Counters
  • CD40104BMS - CMOS 4-Bit Bidirectional Universal Shift Register
  • CD40105BMS - CMOS FIFO Register
  • CD40106BMS - CMOS Hex Schmitt Triggers

Full PDF Text Transcription

Click to expand full text
CD4018BMS November 1994 CMOS Presettable Divide-By- “N” Counter Description CD4018BMS types consist of 5 Johnson-Counter stages, buffered Q outputs from each stage, and counter preset control gating. CLOCK, RESET, DATA, PRESET ENABLE, and 5 individual JAM inputs are provided. Divide by 10, 8, 6, 4, or 2 counter configurations can be implemented by feeding the Q5, Q4, Q3, Q2, Q1 signals, respectively, back to the DATA input. Divide-by-9, 7, 5, or 3 counter configurations can be implemented by the use of a CD4011B to gate the feedback connection to the DATA input. Divide-by functions greater than 10 can be achieved by use of multiple CD4018BMS units. The counter is advanced one count at the positive clock-signal transition.
Published: |