Datasheet4U Logo Datasheet4U.com

CD4031BMS - CMOS 64-Stage Static Shift Register

General Description

The CD4031BMS is a static shift register that contains 64 Dtype, master-slave flip-flop stages and one stage which is a D-type master flip-flop only (referred to as a 1/2 stage).

Key Features

  • High Voltage Type (20V Rating).
  • Fully Static Operation: DC to 12MHz (typ. ) at VDD VSS = 15V.
  • Standard TTL Drive Capability on Q Output.
  • Recirculation Capability.
  • Three Cascading Modes: - Direct Clocking for High-Speed Operation - Delayed Clocking for Reduced Clock Drive Requirements - Additional 1/2 Stage for Slow Clocks.
  • 100% Tested For Quiescent Current at 20V.
  • Maximum Input Current of 1µA at 18V Over Full Package-Temperature Rang.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
CD4031BMS December 1992 CMOS 64-Stage Static Shift Register Description The CD4031BMS is a static shift register that contains 64 Dtype, master-slave flip-flop stages and one stage which is a D-type master flip-flop only (referred to as a 1/2 stage). The logic level present at the DATA input is transferred into the first stage and shifted one stage at each positive-going clock transition. Maximum clock frequencies up to 12MHz (typical) can be obtained. Because fully static operation is allowed, information can be permanently stored with the clock line in either the low or high state. The CD4031BMS has a MODE CONTROL input that, when in the high state, allows operation in the recirculating mode. The MODE CONTROL input can also be used to select between two separate data sources.