Datasheet Details
| Part number | CD4517BMS |
|---|---|
| Manufacturer | Intersil (now Renesas) |
| File Size | 116.62 KB |
| Description | CMOS Dual 64-Stage Static Shift Register |
| Datasheet | CD4517BMS_IntersilCorporation.pdf |
|
|
|
Overview: CD4517BMS December 1992 CMOS Dual 64-Stage Static Shift Register.
| Part number | CD4517BMS |
|---|---|
| Manufacturer | Intersil (now Renesas) |
| File Size | 116.62 KB |
| Description | CMOS Dual 64-Stage Static Shift Register |
| Datasheet | CD4517BMS_IntersilCorporation.pdf |
|
|
|
CD4517BMS dual 64-stage static shift register consists of two independent registers each having a clock, data, and write enable input and outputs accessible at taps following the 16th, 32rd, 48th, and 64th stages.
These taps also serve as input points allowing data to be inputted at the 17th, 33rd, and 49th stages when the write enable input is a logic 1 and the clock goes through a low-to-high transition.
The truth table indicates how the clock and write enable inputs control the opeation of the CD4517BMS.
| Brand Logo | Part Number | Description | Manufacturer |
|---|---|---|---|
![]() |
CD4517B | CMOS Dual 64-Stage Static Shift Register | RCA |
| ETCTI | CD4517B | CMOS Dual 64-Stage Static Shift Register | ETCTI |
| Part Number | Description |
|---|---|
| CD4510BMS | CMOS Presettable Up/Down Counters |
| CD4511BMS | CMOS BCD-to-7-Segment Latch Decoder Drivers |
| CD4512BMS | CMOS Dual 4-Bit Latch |
| CD4514BMS | CMOS 4-Bit Latch/4-to-16 Line Decoders |
| CD4515BMS | CMOS 4-Bit Latch/4-to-16 Line Decoders |
| CD4516BMS | CMOS Presettable Up/Down Counters |
| CD4518BMS | CMOS Dual Up Counters |
| CD4502BMS | CMOS Strobed Hex Inverter/Buffer |
| CD4503BMS | CMOS Hex Buffer |
| CD4504BMS | CMOS Hex Voltage Level Shifter for TTL-to-CMOS or CMOS-to-CMOS Operation |