Datasheet4U Logo Datasheet4U.com

HCS04MS - Radiation Hardened Hex Inverter

General Description

The Intersil HCS04MS is a Radiation Hardened Hex Inverter.

A logic level on any input forces the output to the opposite logic state.

The HCS04MS utilizes advanced CMOS/SOS technology to achieve high-speed operation.

Key Features

  • 3 Micron Radiation Hardened SOS CMOS.
  • Total Dose 200K RAD (Si).
  • SEP Effective LET No Upsets: >100 MEV-cm2/mg.
  • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day (Typ).
  • Dose Rate Survivability: >1 x 10 12 RAD (Si)/s.
  • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse.
  • Cosmic Ray Upset Immunity < 2 x 10-9 Errors/Gate Day (Typ).
  • Latch-Up Free Under Any Conditions.
  • Military Temperature Range: -55oC to +125oC.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HCS08 Microcontrollers Freescale Semiconductor
HCS0805 METAL STRIP CURRENT SENSING RESISTORS HITANO
HCS101 Fixed Code Encoder Microchip
HCS109MS Radiation Hardened Dual JK Flip Flop Intersil
HCS10MS Radiation Hardened Triple 3-Input NAND Gate Intersil

Other Datasheets by Intersil (now Renesas)

Part Number Description
HCS00MS Radiation Hardened Quad 2-Input NAND Gate
HCS02MS Radiation Hardened Quad 2-Input NOR Gate
HCS05MS Radiation Hardened Hex Inverter with Open Drain
HCS08MS Radiation Hardened Quad 2-Input AND Gate
HCS112MS Radiation Hardened Dual JK Flip-Flop

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
HCS04MS August 1995 Radiation Hardened Hex Inverter Pinouts 14 LEAD CERAMIC DUAL-IN-LINE METAL SEAL PACKAGE (SBDIP) MIL-STD-1835 CDIP2-T14 TOP VIEW A1 1 Y1 2 A2 3 Y2 4 A3 5 Y3 6 GND 7 14 VCC 13 A6 12 Y6 11 A5 10 Y5 9 A4 8 Y4 Features • 3 Micron Radiation Hardened SOS CMOS • Total Dose 200K RAD (Si) • SEP Effective LET No Upsets: >100 MEV-cm2/mg • Single Event Upset (SEU) Immunity < 2 x 10-9 Errors/Bit-Day (Typ) • Dose Rate Survivability: >1 x 10 12 RAD (Si)/s • Dose Rate Upset >1010 RAD (Si)/s 20ns Pulse • Cosmic Ray Upset Immunity < 2 x 10-9 Errors/Gate Day (Typ) • Latch-Up Free Under Any Conditions • Military Temperature Range: -55oC to +125oC • Significant Power Reduction Compared to LSTTL ICs • DC Operating Voltage Range: 4.5V to 5.