Host Interface Pins
PIN NAME HA0-9 HCE1HCE2HD0-15 PIN NUMBER PIN I/O TYPE DESCRIPTION PC Card address input, bits 0 to 9 PC Card card select, low byte PC Card card select, high byte PC Card data bus, bit 0 to 15
106-113, 117, 118 5V tol, CMOS, Input, 50K Pull Down 1 122 101-99, 6-2, 96-94, 128-125
Features
IEEE802.11 Standard Data Rates: 1, 2, 5.5 and 11Mbps.
Part of the Intersil PRISM Wireless LAN Chip Set.
Full Implementation of the MAC Protocol Specified in IEEE Std. 802.11-1999 and the 802.11b Draft Standard.
Host Interface Supports Full 16-Bit Implementation of PC Card 95, also ISA PnP with Additional Chip.
Host Interface Provides Dual Buffer Access Paths.
External Memory Interface Supports up to 4M bytes RAM.
HFA3861- Direct Sequence Spread Spectrum Baseband Processor
HFA3861B- Direct Sequence Spread Spectrum Baseband Processor
Full PDF Text Transcription
Click to expand full text
HFA3841
TM
P RE L I M I NA R Y
Data Sheet
January 2000
File Number
4661.2
Wireless LAN Medium Access Controller
The Intersil HFA3841 Wireless LAN Medium Access Controller is part of the PRISM® Enterprise 2.4GHz WLAN chip set. The HFA3841 directly interfaces with the Intersil HFA386x family of Baseband Processors, offering a complete end-toend chip set solution for wireless LAN products. Protocol and PHY support are implemented in firmware to allow custom protocol and different PHY transceivers. The HFA3841 is designed to provide maximum performance with minimum power consumption. External pin layout is organized to provide optimal PC board layout to all user interfaces. Firmware implements the full IEEE 802.11 Wireless LAN MAC protocol.
HFA3841 Datasheet
