Datasheet4U Logo Datasheet4U.com

HI5630 - 80MSPS A/D Converter

General Description

PIN NO.

Key Features

  • Triple 8-Bit A/D Converter on a Monolithic Chip.
  • Sampling Rate.
  • . . 80MSPS.
  • ENOB (fIN = 1MHz).
  • . . 7.6.
  • Wide Full Power Input Bandwidth.
  • . . 300MHz.
  • Internal Band-Gap Voltage Reference.
  • . . 2.5V.
  • Excellent Channel-to-Channel Isolation.
  • . . . . >75dB.
  • Single Supply Voltage Operation.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
HI5628 8-Bit / 165/125/60MSPS / Dual High Speed CMOS D/A Converter Intersil
HI50 NPN EPITAXIAL PLANAR TRANSISTOR Hi-Sincerity Mocroelectronics
Hi5001Q High-precision flicker-free dimming buck and boost LED constant current driver Hichips
Hi512A4L Parallel Differential DMX512 Decoding Driver Hichips
Hi512D Differential Parallel DMX512 Decoding Constant Current Driver Hichips

Other Datasheets by Intersil (now Renesas)

Part Number Description
HI5634 High Performance Programmable Phase-Locked Loop
HI5660 High Speed D/A Converter
HI5662 60MSPS A/D Converter
HI5667 60MSPS A/D Converter
HI5675 Flash A/D Converter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
® CT T O D U C EM EN t R P E A ra T L e E P t en OL RE C S D t B r E O /tsc o D MEN cal Supp ersil.com M O t R EC c hn i w.in Data Sheet March 2003 NO u r Te L or w w o t c I a S t n R E co 8-INT 1-88 HI5630 FN4645.3 Triple 8-Bit, 80MSPS A/D Converter with Internal Voltage Reference The HI5630 is a monolithic, triple 8-bit, 80MSPS analog-to-digital converter fabricated in an advanced CMOS process. It is designed for digitizing RGB graphics from work stations and personal computers. The HI5630 reaches a new level of multi-channel integration. The fully pipeline architecture and an innovative input stage enable the HI5630 to accept a variety of single-ended or fully differential input configurations which present valid data to the output bus with a latency of 5 clock cycles.