Datasheet4U Logo Datasheet4U.com

HM6-6617B883 - 2K x 8 CMOS PROM

Description

The HM-6617/883 is a 16,384-bit fuse link CMOS PROM in a 2K word by 8-bit/word format with “Three-State” outputs.

This PROM is available in the standard 0.600 inch wide 24 pin SBDIP, the 0.300 inch wide slim SBDIP, and the JEDEC standard 32 pad CLCC.

Features

  • This Circuit is Processed in Accordance to MIL-STD883 and is Fully Conformant Under the Provisions of Paragraph 1.2.1.
  • Low Power Standby and Operating Power - ICCSB.
  • . . .100µA - ICCOP.
  • . 20mA at 1MHz.
  • Fast Access Time.
  • . . . 90/120ns.
  • Industry Standard Pinout.
  • Single 5.0V Supply.
  • CMOS/TTL Compatible Inputs.

📥 Download Datasheet

Datasheet preview – HM6-6617B883

Datasheet Details

Part number HM6-6617B883
Manufacturer Intersil Corporation
File Size 91.68 KB
Description 2K x 8 CMOS PROM
Datasheet download datasheet HM6-6617B883 Datasheet
Additional preview pages of the HM6-6617B883 datasheet.

📁 Similar Datasheet

  • HM60 - PRECISION METAL FILM RESISTORS (RCD)
  • HM603K - N&P-Channel complementary Power MOSFET (H&M Semiconductor)
  • HM605K - N&P-Channel V Complementary MOSFET (H&M Semiconductor)
  • HM607K - N&P-Channel V Complementary MOSFET (H&M Semiconductor)
  • HM609K - N&P-Channel V Complementary MOSFET (H&M Semiconductor)
  • HM60N02 - MOSFET (H&M Semiconductor)
  • HM60N02K - MOSFET (H&M Semiconductor)
  • HM60N03 - N-Channel Enhancement Mode Power MOSFET (H&M Semiconductor)
  • HM60N03D - N-Channel Enhancement Mode Power MOSFET (H&M Semiconductor)
  • HM60N03K - N-Channel Enhancement Mode Power MOSFET (H&M Semiconductor)
Other Datasheets by Intersil Corporation

Full PDF Text Transcription

Click to expand full text
HM-6617/883 March 1997 2K x 8 CMOS PROM Description The HM-6617/883 is a 16,384-bit fuse link CMOS PROM in a 2K word by 8-bit/word format with “Three-State” outputs. This PROM is available in the standard 0.600 inch wide 24 pin SBDIP, the 0.300 inch wide slim SBDIP, and the JEDEC standard 32 pad CLCC. The HM-6617/883 utilizes a synchronous design technique. This includes on-chip address latches and a separate output enable control which makes this device ideal for applications utilizing recent generation microprocessors. This design technique, combined with the Intersil advanced self-aligned silicon gate CMOS process technology offers ultra-low standby current. Low ICCSB is ideal for battery applications or other systems with low power requirements.
Published: |