Datasheet4U Logo Datasheet4U.com

HSP50210 Datasheet Digital Costas Loop

Manufacturer: Intersil (now Renesas)

📥 Download Datasheet

Overview

HSP50210 Data Sheet January 1999 File Number 3652.4 Digital Costas Loop The Digital Costas Loop (DCL) performs many of the baseband processing tasks required for the demodulation of BPSK, QPSK, 8-PSK, OQPSK, FSK, AM and FM waveforms.

These tasks include matched filtering, carrier tracking, symbol synchronization, AGC, and soft decision slicing.

The DCL is designed for use with the HSP50110 Digital Quadrature Tuner to provide a two chip solution for digital down conversion and demodulation.

Key Features

  • Clock Rates Up to 52MHz.
  • Selectable Matched Filtering with Root Raised Cosine or Integrate and Dump Filter.
  • Second Order Carrier and Symbol Tracking Loop Filters.
  • Automatic Gain Control (AGC).
  • Discriminator for FM/FSK Detection and Discriminator Aided Acquisition.
  • Swept Acquisition with Programmable Limits.
  • Lock Detector.
  • Data Quality and Signal Level Measurements.
  • Cartesian to Polar Converter.
  • 8-Bit Micro.

📁 Similar Datasheet

Brand Logo Part Number Description Manufacturer
Renesas Logo HSP50210 Digital Costas Loop Renesas

More Datasheets from Intersil (now Renesas)

Part Number Description
HSP50214A Programmable Downconverter
HSP50214B Programmable Downconverter
HSP50215 Digital UpConverter
HSP50216 Four-Channel Programmable Digital DownConverter
HSP50016 Digital Down Converter
HSP50110 Digital Quadrature Tuner
HSP50306 Digital QPSK Demodulator
HSP50307 Burst QPSK Modulator
HSP50415 Wideband Programmable Modulator (WPM)
HSP43124 Serial I/O Filter