Datasheet4U Logo Datasheet4U.com

29109BRA - 16K x 1 Asynchronous CMOS Static RAM

Datasheet Summary

Description

The HM-65262 is a CMOS 16384 x 1-bit Static Random Access Memory manufactured using the Intersil Advanced SAJI V process.

The device utilizes asynchronous circuit design for fast cycle times and ease of use.

Features

  • Fast Access Time.
  • 70/85ns Max.
  • Low Standby Current.
  • . . . . .50µA Max.
  • Low Operating Current.
  • . . 50mA Max.
  • Data Retention at 2.0V.
  • . . . .20µA Max.
  • TTL Compatible Inputs and Outputs.
  • JEDEC Approved Pinout.
  • No Clocks or Strobes Required.
  • Temperature Range.
  • +55oC to +125oC.
  • Equal C.

📥 Download Datasheet

Datasheet preview – 29109BRA

Datasheet Details

Part number 29109BRA
Manufacturer Intersil
File Size 41.65 KB
Description 16K x 1 Asynchronous CMOS Static RAM
Datasheet download datasheet 29109BRA Datasheet
Additional preview pages of the 29109BRA datasheet.

📁 Similar Datasheet

  • 2911-05-30I - 2900 Series / Microminiature Reed Relays (Coto Technology)
  • 2911-05-321 - Reed Relays (Coto Technology)
  • 2911-05-xxI - 2900 Series / Microminiature Reed Relays (Coto Technology)
  • 2911-12-xxI - 2900 Series / Microminiature Reed Relays (Coto Technology)
  • 2912A - PCM Transmit / Receive Filter (Intel)
  • 2913 - (2913 / 2914) COMBINED SINGLE-CHIP PCM CODEC AND FILTER (Intel Corporation)
  • 2914 - (2913 / 2914) COMBINED SINGLE-CHIP PCM CODEC AND FILTER (Intel Corporation)
  • 29152BU - MIC29152BU (Micrel Semiconductor)
  • 29152T5 - Low Dropout Voltage Regulator (Sipex Corporation)
  • 2916 - DUAL FULL-BRIDGE PWM MOTOR DRIVER (Allegro MicroSystems)
Other Datasheets by Intersil
  • 29102BJA - 2K x 8 CMOS RAM
  • 29103BRA - 16K x 1 Asynchronous CMOS Static RAM
  • 29104BJA - 2K x 8 Asynchronous CMOS Static RAM

Full PDF Text Transcription

Click to expand full text
HM-65262 March 1997 16K x 1 Asynchronous CMOS Static RAM Description The HM-65262 is a CMOS 16384 x 1-bit Static Random Access Memory manufactured using the Intersil Advanced SAJI V process. The device utilizes asynchronous circuit design for fast cycle times and ease of use. The HM-65262 is available in both JEDEC standard 20 pin, 0.300 inch wide CERDIP and 20 pad CLCC packages, providing high boardlevel packing density. Gated inputs lower standby current, and also eliminate the need for pull-up or pull-down resistors. The HM-65262, a full CMOS RAM, utilizes an array of six transistor (6T) memory cells for the most stable and lowest possible standby supply current over the full military temperature range.
Published: |