CDP1833 - CMOS 7-Bit Latch and Decoder Memory Interface

Product Overview

Intersil

Datasheet Details

Part number	CDP1833
Manufacturer	Intersil
File Size	61.62 KB
Description	CMOS 7-Bit Latch and Decoder Memory Interface
Datasheet	CDP1833 Datasheet
Additional preview pages of the CDP1833 datasheet.

Product details

Description

The CDP1883 is a CMOS 7-bit memory latch and decoder circuit intended for use in CDP1800-series microprocessor systems.

It can serve as a direct interface between the multiplexed address bus of this system and up to four 8K x 8-bit memories to implement a 32K-byte memory system.

Features

Performs Memory Address Latch and Decoder Functions Multiplexed or Non-Multiplexed.
Interfaces Directly with the CDP1800-Series Microprocessors.
Allows Decoding for Systems Up to 32K Bytes Ordering Information 5V 10V TEMP. RANGE -40oC to +85oC.

📁 Similar Datasheet

CDP1833 - CMOS 1024-Word x 8-Bit Static Read-Only Memory (GE)
CDP1833BC - CMOS 1024-Word x 8-Bit Static Read-Only Memory (GE)
CDP1833C - CMOS 1024-Word x 8-Bit Static Read-Only Memory (GE)
CDP1831 - 512-Word x 8-Bit Static Read-Only Memory (GE)
CDP1831C - 512-Word x 8-Bit Static Read-Only Memory (GE)
CDP1832 - 512-Word x 8-Bit Static Read-Only Memory (GE)
CDP1832C - 512-Word x 8-Bit Static Read-Only Memory (GE)
CDP1834 - 1024-Word x 8-Bit Static Read-Only Memory (GE)

Other Datasheets by Intersil

CDP1833C - CMOS 7-Bit Latch and Decoder Memory Interface
CDP6805E2 - CMOS 8-Bit Microprocessor
CDP6805E2C - CMOS 8-Bit Microprocessor
CDP6805E3 - CMOS 8-Bit Microprocessor
CDP6805E3C - CMOS 8-Bit Microprocessor

Published: Apr 7, 2007 |