Datasheet4U.com

MWS5101A Datasheet PDF

Intersil MWS5101A

MWS5101A is TTL compatible). The output assumes a high impedance state when the Output Disable is at high level or when the chip is deselected by CS1 and/or CS2. The high noise immunity of the CMOS technology is preserved in this design.
Part No. MWS5101A
Datasheet MWS5101A Download
Manufacturer
Intersil
Description 256-Word x 4-Bit LSI Static RAM
Buy Stock & Price
MWS5101A datasheet page 1 preview

DESCRIPTION

The MWS5101 and MWS5101A are 256 word by 4-bit static random access memories designed for use in memory systems where high speed, very low operating current, and simplicity in use are desirable. They have separate data inputs and outputs and utilize a single power supply of 4V to 6.5V. The MWS5101 and MWS5101A differ in input voltage characteristics (MWS5101A is TTL compatible). Two Chip Select inputs are provided to simplify system expansion. An Output Disable control provides Wire-OR capability and is also useful in common Input/Output systems by forcing the output into a high impedance state during a write operation independent of the Chip Select input condition. For TTL interfacing at 5V operation, excellent system noise margin is preserved by using an external pull-up resistor at each input. For applications requiring wider temperature and operating voltage ranges, the mechanically and functionally equivalent static RAM, CDP1822 may be used. The MWS5101 and MWS5101A ty...
MWS5101A page 2 preview MWS5101A page 3 preview