Datasheet4U Logo Datasheet4U.com

iT4131D - 2 to 4 GHz clock multiplier

Datasheet Summary

Description

The iT4131D is a high-speed X2 clock multiplier using 1-μm HBT GaAs technology and employs an ECL topology to guarantee high-speed operation.

It is an excellent choice for digital clock multiplication, instrumentation, and edge detection.

Features

  • ™Clock input range: 2 to 4 GHz ™900 mVpp typical single-ended output ™Input sensitivity: Single-ended input >200 mV ™Jitter RMS.

📥 Download Datasheet

Datasheet preview – iT4131D

Datasheet Details

Part number iT4131D
Manufacturer Iterra
File Size 600.43 KB
Description 2 to 4 GHz clock multiplier
Datasheet download datasheet iT4131D Datasheet
Additional preview pages of the iT4131D datasheet.

📁 Similar Datasheet

  • IT410 - Isotab Triacs Electrically Isolated (ETC)
  • IT4054 - Standalone Linear Li-lon Battery Charger (Infiniture)
  • IT4558 - Dual Low Noise Operational Amplifiers (ETC)
  • IT48A - Thyristor (Hutson Industries)
  • IT48B - Thyristor (Hutson Industries)
  • IT48HA - Thyristor (Hutson Industries)
  • IT48HX - Thyristor (Hutson Industries)
Other Datasheets by Iterra
  • iT4134D - 2 to 4 GHz clock multiplier
  • iT4005D - 12-Gb/s GaAs MMIC D flip-flop
  • iT4011 - XOR gate
  • iT4016 - Clock phase delay
  • iT4021D - T-type flip flop
  • iT4031F - 100-ps wideband phase delay
  • iT4032D - 50-ps wideband phase delay
  • iT4033D - 100-ps dual independent wideband phase delay

Full PDF Text Transcription

Click to expand full text
iT4131D X2, 2-to-4 GHz Clock Multiplier (Preliminary Information) Description The iT4131D is a high-speed X2 clock multiplier using 1-μm HBT GaAs technology and employs an ECL topology to guarantee high-speed operation. It is an excellent choice for digital clock multiplication, instrumentation, and edge detection. Digital clock multiplication is implemented via XOR operation between the input clock and an internal delayed replica. Several embedded electrically-controlled phase delays are also employed. Suitable regulation of the phase delay voltage controls allows duty cycle control on the clock outputs. Suitable power supply internal distribution provides the ability to disable the echo input which reduces power consumption.
Published: |