VDD 0ms MIN 0ms MIN Input signal VCONT 0ms MIN 0ms MIN DISP āUā figred type CFL Date Designed by: Engineering Dept. Prepared Checked Approved Confirmed by: QA Dept.