Datasheet4U Logo Datasheet4U.com

ML620Q418A - Ultra Low Power 16-bit Microcontroller

Download the ML620Q418A datasheet PDF. This datasheet also covers the ML620Q416A variant, as both devices belong to the same ultra low power 16-bit microcontroller family and are provided as variant models within a single manufacturer datasheet.

Description

This LSI family is a high-performance 16bit CMOS microcontroller into which rich peripheral circuits, such as synchronous serial port, UART, I2C bus interface, supply voltage level detect circuit, RC oscillation type A/D converter, successive approximation type A/D converter, and LCD driver are inco

Features

  • S.
  • CPU.
  • 16-bit RISC CPU (CPU name: nX-U16/100).
  • Instruction system: 16bit instructions.
  • Instruction set: Transfer, arithmetic operations, comparison, logic operations, multiplication/division, bit manipulations, bit logic operations, jump, conditional jump, call return stack manipulations, arithmetic shift, and so on.
  • Build-in On-Chip debug function.
  • Minimum instruction execution time 30.5 µs (@32.768 kHz system clock) 62.5ns (@16 MHz system.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ML620Q416A-LAPIS.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number ML620Q418A
Manufacturer LAPIS
File Size 935.97 KB
Description Ultra Low Power 16-bit Microcontroller
Datasheet download datasheet ML620Q418A Datasheet

Full PDF Text Transcription

Click to expand full text
ML620Q416A/Q418A Ultra Low Power 16-bit Microcontroller FEDL620Q416A-01 Issue Date: Jan. 5, 2017 ■ GENERAL DESCRIPTION This LSI family is a high-performance 16bit CMOS microcontroller into which rich peripheral circuits, such as synchronous serial port, UART, I2C bus interface, supply voltage level detect circuit, RC oscillation type A/D converter, successive approximation type A/D converter, and LCD driver are incorporated around 16bit CPU nX-U16/100. The CPU nX-U16/100 is capable of efficient instruction execution in 1-instruction 1-clock mode by 3-stage pipe line architecture parallel processing. The Flash ROM that is installed as program memory achieves low-voltage low-power consumption operation (read operation) is most suitable for battery-driven applications.
Published: |