Datasheet4U Logo Datasheet4U.com

LPR520 - 4 x 16-bit Multilevel Pipeline Register

Description

The LPR520 is functionally compatible with the L29C520 but have 16-bit inputs and outputs.

The LPR520 is implemented in low power CMOS.

The LPR520 contains four registers which can be configured as two independent, 2-level pipelines or as one 4-level pipeline.

Features

  • u Four 16-bit Registers u Implements Double 2-Stage Pipeline or Single 4-Stage Pipeline Register u Hold, Shift, and Load Instructions u Separate Data In and Data Out Pins u High-Speed, Low Power CMOS Technology u Three-State Outputs u 44-pin PLCC, J-Lead LPR520 BLOCK.

📥 Download Datasheet

Datasheet Details

Part number LPR520
Manufacturer LOGIC Devices Incorporated
File Size 162.46 KB
Description 4 x 16-bit Multilevel Pipeline Register
Datasheet download datasheet LPR520 Datasheet

📁 Similar Datasheet

  • LPR501 - PRESS FIT AUTOMOTIVE RECTIFIER (MIC GROUP RECTIFIERS)
  • LPR503AL - MEMS motion sensor (STMicroelectronics)
  • LPR506 - PRESS FIT AUTOMOTIVE RECTIFIER (MIC GROUP RECTIFIERS)
  • LPR510AL - MEMS motion sensor (STMicroelectronics)
  • LPR5150AL - MEMS motion sensor (STMicroelectronics)
  • LPR530AL - MEMS motion sensor (STMicroelectronics)
  • LPR550AL - MEMS motion sensor (STMicroelectronics)
  • LPR30 - LOW DROP VOLTAGE REGULATOR DRIVE FOR EXTERNAL N-CHANNEL POWER MOSFET (STMicroelectronics)
  • LPR4012 - Coupled Inductors (Coilcraft)
  • LPR403AL - MEMS motion sensor:dual-axis pitch and roll +-30 dps analog gyroscope (STMicroelectronics)
Other Datasheets by LOGIC Devices Incorporated

    Full PDF Text Transcription

    Click to expand full text
    LPR520 DEVICES INCORPORATED 4 x 16-bit Multilevel Pipeline Register LPR520 DEVICES INCORPORATED 4 x 16-bit Multilevel Pipeline Register DESCRIPTION The LPR520 is functionally compatible with the L29C520 but have 16-bit inputs and outputs. The LPR520 is implemented in low power CMOS. The LPR520 contains four registers which can be configured as two independent, 2-level pipelines or as one 4-level pipeline. The Instruction pins, I1-0, control the loading of the registers. The registers may be configured as a four-stage delay line, with data loaded into R1 and shifted sequentially through R2, R3, and R4. Also, data may be loaded from the inputs into either R1 or R3 with only R2 or R4 shifting. Finally, I1-0 may be set to prevent any register from changing.
    Published: |