ORSPI4 - Dual SPI4 Interface and High-Speed SERDES FPSC

Features

• OIF-SPI4-02.0 compliant interfaces Dynamic timing receive interface:.
• Full bandwidth up to 450 MHz DDR (900 Mbits/s) for all speed grades.
• Bit de-skewing up to 16 phases of the clock.
• Capable of aligning bit-to-bit skews as large as ±1 bit periods Static timing receive interface:.
• Speeds up to 325 MHz DDR (650 Mbits/s), for all speed grades, including Quarter-Rate mode.
• Clock aligned or clock centered modes supported DIP-4 and DIP.