Datasheet4U Logo Datasheet4U.com

MACH2 - High-Performance EE CMOS Programmable Logic

General Description

The MACH® 1 & 2 families from Lattice/Vantis offer high-performance, low cost Complex Programmable Logic Devices (CPLDs), addressing the growing need for speed in networking, telecommunications and computing.

Key Features

  • x x x x x x x x x x x x x High-performance electrically-erasable CMOS PLD families 32 to 128 macrocells 44 to 100 pins in cost-effective PLCC, PQFP and TQFP packages SpeedLocking™.
  • guaranteed fixed timing up to 16 product terms Commercial 5/5.5/6/7.5/10/12/15-ns tPD and Industrial 7.5/10/12/14/18-ns tPD Configurable macrocells.
  • Programmable polarity.
  • Registered or combinatorial outputs.
  • Internal and I/O feedback paths.
  • D-type or T-type flip-flops.

📥 Download Datasheet

Datasheet Details

Part number MACH2
Manufacturer Lattice
File Size 1.11 MB
Description High-Performance EE CMOS Programmable Logic
Datasheet download datasheet MACH2 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MACH210 44 pin QFP socket/28 pin DIP 0.6 plug ETC
MACH210-12 High-Density EE CMOS Programmable Logic Advanced Micro Devices
MACH210-15 High-Density EE CMOS Programmable Logic Advanced Micro Devices
MACH210-20 High-Density EE CMOS Programmable Logic Advanced Micro Devices
MACH210A-10 High-Density EE CMOS Programmable Logic Advanced Micro Devices

Other Datasheets by Lattice

Part Number Description
MACH210-12 High-Density EE CMOS Programmable Logic
MACH210-15 High-Density EE CMOS Programmable Logic
MACH210-20 High-Density EE CMOS Programmable Logic
MACH210A-10 High-Density EE CMOS Programmable Logic
MACH210A-12 High-Density EE CMOS Programmable Logic

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MACH 1 and 2 CPLD Families High-Performance EE CMOS Programmable Logic FEATURES x x x x x x x x x x x x x High-performance electrically-erasable CMOS PLD families 32 to 128 macrocells 44 to 100 pins in cost-effective PLCC, PQFP and TQFP packages SpeedLocking™ – guaranteed fixed timing up to 16 product terms Commercial 5/5.5/6/7.5/10/12/15-ns tPD and Industrial 7.5/10/12/14/18-ns tPD Configurable macrocells — Programmable polarity — Registered or combinatorial outputs — Internal and I/O feedback paths — D-type or T-type flip-flops — Output Enables — Choice of clocks for each flip-flop — Input registers for MACH 2 family JTAG (IEEE 1149.1)-compatible, 5-V in-system programming available Peripheral component interconnect (PCI) compliant at 5/5.5/6/7.