Datasheet4U Logo Datasheet4U.com

MACH210-12 - High-Density EE CMOS Programmable Logic

This page provides the datasheet information for the MACH210-12, a member of the MACH210A-7 High-Density EE CMOS Programmable Logic family.

Datasheet Summary

Description

The MACH210 is a member of the high-performance EE CMOS MACH 2 device family.

This device has approximately six times the logic macrocell capability of the popular PAL22V10 without loss of speed.

The MACH210 consists of four PAL blocks interconnected by a programmable switch matrix.

📥 Download Datasheet

Datasheet preview – MACH210-12

Datasheet Details

Part number MACH210-12
Manufacturer Lattice
File Size 347.99 KB
Description High-Density EE CMOS Programmable Logic
Datasheet download datasheet MACH210-12 Datasheet
Additional preview pages of the MACH210-12 datasheet.
Other Datasheets by Lattice

Full PDF Text Transcription

Click to expand full text
FINAL COM’L: -7/10/12/15/20, Q-12/15/20 MACH210A-7/10/12 MACH210-12/15/20 MACH210AQ-12/15/20 High-Density EE CMOS Programmable Logic IND: -12/14/18/24 Lattice Semiconductor DISTINCTIVE CHARACTERISTICS 44 Pins 64 Macrocells 7.5 ns tPD Commercial 12 ns tPD Industrial 133 MHz fCNT 38 Inputs; 210A Inputs have built-in pull-up resistors Peripheral Component Interconnect (PCI) compliant 32 Outputs 64 Flip-flops; 2 clock choices 4 “PAL22V16” blocks with buried macrocells Pin-compatible with MACH110, MACH111, MACH211, and MACH215 GENERAL DESCRIPTION The MACH210 is a member of the high-performance EE CMOS MACH 2 device family. This device has approximately six times the logic macrocell capability of the popular PAL22V10 without loss of speed.
Published: |