MAX5893 Datasheet | Maxim Integrated

19-3546; Rev 2; 10/08 KIT ATION EVALU E L B A AVAIL .. 12-Bit, 500Msps Interpolating and Modulating Dual DAC with CMOS Inputs General Description The MAX5893 programmable interpolating, modulating, 500Msps, dual digital-to-analog converter (DAC) offers superior dynamic performance and is optimized for highperformance wideband, single-carrier transmit applications. The device integrates a selectable 2x/4x/8x interpolating filter, a digital quadrature modulator, and dual 12-bit high-speed DACs on a single integrated circuit. At 30MHz output frequency and 500Msps update rate, the in-band SFDR is 84d Bc while consuming 1.1W. The device also delivers 72d B ACLR for single-carrier WCDMA at a 61.44MHz output frequency. The selectable interpolating filters allow lower input data rates while taking advantage of the high DAC update rates. These linear-phase interpolation filters ease reconstruction filter requirements and enhance the passband dynamic performance. Individual offset and gain programmability allow the user to calibrate out local oscillator (LO) feedthrough and sideband suppression errors generated by analog quadrature modulators. The MAX5893 Features a f IM/4 digital image-reject modulator. This modulator generates a quadrature-modulated IF signal that can be presented to an analog I/Q modulator to plete the upconversion process. A second digital modulation mode allows the signal to be frequency-translated with image pairs at f IM/2 or f IM/4. The MAX5893 Features a standard 1.8V CMOS, 3.3V tolerant data input bus for easy interface. A 3.3V SPI™ port is provided for mode configuration. The programmable modes include the selection of 2x/4x/8x interpolating filters, f IM/2, f IM/4 or no digital quadrature modulation with image rejection, channel gain and offset adjustment, and offset binary or two’s plement data interface. Pin-patible 14- and 16-bit devices are also available. Refer to the MAX5894 data sheet for the 14-bit version and the...