Datasheet4U Logo Datasheet4U.com

MAX9492 - Multiple-Output Clock Generator with Spread Spectrum

General Description

The MAX9492 frequency synthesizer is designed to generate multiple clocks for clock distribution in network routers or switches.

The device provides a total of six buffered clock outputs (CLK1 to CLK6).

CLK1 is the buffered output of the reference clock.

Key Features

  • spread-spectrum capability to reduce electromagnetic interference (EMI). This technique allows spreading the fundamental energy over a wider frequency range, hence reducing the respective energy amplitude. The output frequency spectrum is downspread by -1.25% or -2.5%. The MAX9492 operates from a 3.3V supply and is guaranteed over the extended temperature range (-40°C to +85°C). The device is available in a space-saving, 20-pin, TQFN, 5mm x 5mm package. Features o Five LVCMOS Outputs with Indep.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MAX941 Single-Supply Comparators Maxim
MAX942 Single-Supply Comparators Maxim
MAX944 Single-Supply Comparators Maxim
MAX9450 High-Precision Clock Generators Microsemi
MAX9451 High-Precision Clock Generators Microsemi

Other Datasheets by Maxim Integrated (now Analog Devices)

Part Number Description
MAX9491 Factory-Programmable - Single PLL Clock Generator
MAX9420 (MAX9420 - MAX9423) Quad Differential LVECL-to-LVPECL Translators
MAX9421 (MAX9420 - MAX9423) Quad Differential LVECL-to-LVPECL Translators
MAX9422 (MAX9420 - MAX9423) Quad Differential LVECL-to-LVPECL Translators
MAX9423 (MAX9420 - MAX9423) Quad Differential LVECL-to-LVPECL Translators

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
19-3683; Rev 0; 5/05 www.DataSheet4U.com Multiple-Output Clock Generator with Spread Spectrum General Description The MAX9492 frequency synthesizer is designed to generate multiple clocks for clock distribution in network routers or switches. The device provides a total of six buffered clock outputs (CLK1 to CLK6). CLK1 is the buffered output of the reference clock. CLK2 through CLK6 are independently programmable to generate eight different frequencies based on a 25MHz input crystal: 133, 125, 83, 66, 62.5, 50, 33, and 25MHz. All the outputs are LVCMOS single-ended signals. Either a 25MHz crystal or an external clock can serve as the input reference clock. The MAX9492 incorporates two phase-locked loops (PLLs) with two internal loop filters.