Datasheet4U Logo Datasheet4U.com

DS28E15 - DeepCover Secure Authenticator

General Description

DeepCover™ embedded security solutions cloak sensitive data under multiple layers of advanced physical security to provide the most secure key storage possible.

Key Features

  • 512-Bit EEPROM with SHA-256 Authentication for Reads and Writes.
  • Symmetric-Key-Based Bidirectional Secure Authentication Model Based on SHA-256.
  • Strong Authentication with a High-Bit-Count User Programmable Secret and Input Challenge.
  • 512 Bits of User EEPROM Partitioned Into Two Pages of 256 Bits.
  • User-Programmable and Irreversible EEPROM Protection Modes Including Authentication, Write and Read Protect, and OTP/EPROM Emulation.
  • Unique Fact.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
DS28E10 1-Wire SHA-1 Authenticator Maxim Integrated Products
DS28E17 1-Wire-to-I2C Controller Bridge Analog Devices
DS28E02 1-Wire SHA-1 Authenticator 1Kb EEPROM Maxim Integrated Products
DS28E07 1-Wire EEPROM Analog Devices
DS28E25 DeepCover Secure Authenticator Maxim Integrated Products

Other Datasheets by Maxim Integrated (now Analog Devices)

Part Number Description
DS28E16 1-Wire Secure SHA-3 Authenticator
DS28E17 1-Wire-to-I2C Master Bridge
DS28E18 1-Wire to I2C/SPI Bridge
DS28E01-100 1Kb Protected 1-Wire EEPROM
DS28E04-100 4096-Bit Addressable 1-Wire EEPROM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
DS28E15 ABRIDGED DATA SHEET DeepCover Secure Authenticator with 1-Wire SHA-256 and 512-Bit User EEPROM General Description DeepCover™ embedded security solutions cloak sensitive data under multiple layers of advanced physical security to provide the most secure key storage possible. The DeepCover Secure Authenticator (DS28E15) combines crypto-strong bidirectional secure challenge-andresponse authentication functionality with an implementation based on the FIPS 180-3-specified Secure Hash Algorithm (SHA-256). A 512-bit user-programmable EEPROM array provides nonvolatile storage of application data. Additional protected memory holds a read-protected secret for SHA-256 operations and settings for memory protection control.