Datasheet4U Logo Datasheet4U.com

MAX3832 - 4-Channel Interconnect Mux/Demux ICs

Download the MAX3832 datasheet PDF. This datasheet also covers the MAX3831 variant, as both devices belong to the same 4-channel interconnect mux/demux ics family and are provided as variant models within a single manufacturer datasheet.

General Description

The MAX3831/MAX3832 are 4:1 multiplexers (muxes) and 1:4 demultiplexers (demuxes) with automatic channel assignment.

Operating from a single +3.3V supply, the mux receives four parallel, 622Mbps SDH/SONET channels.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (MAX3831_MaximIntegratedProducts.pdf) that lists specifications for multiple related part numbers.

📁 Similar Datasheet

Part Number Description Manufacturer
MAX383 Precision / Low-Voltage Analog Switches Maxim
MAX3831 4-Channel Interconnect Mux/Demux ICs Maxim
MAX3800 3.2Gbps Adaptive Equalizer and Cable Driver Maxim
MAX3802 3.2Gbps Quad Adaptive Cable Equalizer Maxim
MAX3803 DC-Coupled / UCSP 3.125Gbps Equalizer Maxim

Other Datasheets by Maxim Integrated (now Analog Devices)

Part Number Description
MAX3801 3.2Gbps Adaptive Equalizer
MAX3825 2.5Gbps Quad Transimpedance Amplifier
MAX38640A 700mA nanoPower Buck Converter
MAX38640B 700mA nanoPower Buck Converter
MAX38641A 700mA nanoPower Buck Converter

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
19-1534; Rev 1; 10/99 MAX3831/MAX3832 +3.3V, 2.5Gbps, SDH/SONET, 4-Channel Interconnect Mux/Demux ICs with Clock Generator General Description The MAX3831/MAX3832 are 4:1 multiplexers (muxes) and 1:4 demultiplexers (demuxes) with automatic channel assignment. Operating from a single +3.3V supply, the mux receives four parallel, 622Mbps SDH/SONET channels. These channels are bit interleaved to generate a serial data stream of 2.488Gbps for interfacing to an optical or an electrical driver. A 10-bit-wide elastic buffer tolerates up to ±7.5ns skew between any parallel data input and the reference clock. An external 155MHz reference clock is required for the on-chip PLL to synthesize a high-frequency 2.488GHz clock for timing the outgoing data streams.