Datasheet4U Logo Datasheet4U.com

MAX3280E - SOT23 RS-485/RS-422 True Fail-Safe Receivers

General Description

The MAX3280E/MAX3281E/MAX3283E/MAX3284E are single receivers designed for RS-485 and RS-422 communication.

These devices guarantee data rates up to 52Mbps, even with a 3V power supply.

Key Features

  • a voltage logic pin that allows compatibility with low-voltage logic levels, as in digital FPGAs/ASICs. On the MAX3284E, the voltage threshold for a logic high is user-defined by setting VL in the range from 1.65V to VCC. The MAX3284E is also offered in a 6-pin SOT23 package.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MAX3287 LAN Laser Drivers Maxim Integrated
MAX3288 LAN Laser Drivers Maxim Integrated
MAX3289 LAN Laser Drivers Maxim Integrated
MAX3202E ESD Protection Arrays Maxim Integrated
MAX3203E ESD Protection Arrays Maxim Integrated

Other Datasheets by Maxim Integrated (now Analog Devices)

Part Number Description
MAX328 Ultra-Low Leakage Monolithic CMOS Analog Multiplexers
MAX3281E SOT23 RS-485/RS-422 True Fail-Safe Receivers
MAX3283E SOT23 RS-485/RS-422 True Fail-Safe Receivers
MAX3284E SOT23 RS-485/RS-422 True Fail-Safe Receivers
MAX3286 3.0V to 5.5V / 1.25Gbps/2.5Gbps LAN Laser Drivers

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
MAX3280E/MAX3281E/ MAX3283E/MAX3284E ±15kV ESD-Protected 52Mbps, 3V to 5.5V, SOT23 RS-485/RS-422 True Fail-Safe Receivers General Description The MAX3280E/MAX3281E/MAX3283E/MAX3284E are single receivers designed for RS-485 and RS-422 communication. These devices guarantee data rates up to 52Mbps, even with a 3V power supply. Excellent propagation delay (15ns max) and package-to-package skew time (8ns max) make these devices ideal for multidrop clock distribution applications. The MAX3280E/MAX3281E/MAX3283E/MAX3284E have true fail-safe circuitry, which guarantees a logic-high receiver output when the receiver inputs are opened or shorted. The receiver output will be a logic high if all transmitters on a terminated bus are disabled (high impedance).