Datasheet4U Logo Datasheet4U.com

MG74PG1A08 - 8051-Based MCU

Datasheet Summary

Features

  • 1-T 80C51 Central Processing Unit.
  • MG74PG1A08 with 8K Bytes OTP ROM ━ Code protection for OTP memory access ━ OTP data retention: 10 years at 85°C.
  • On-chip 256 bytes scratch-pad RAM.
  • Interrupt controller ━ 6 sources, two-level-priority interrupt capability ━ Two external interrupt inputs, nINT0 and nINT1 ━ All external interrupts support High/Low level or Rising/Falling edge trigger.
  • Two 16-bit timer/counters, Timer 0 and Timer 1 ━ T0CKO on P1.4, T1CKO on P1.5 ━ X12 mod.

📥 Download Datasheet

Datasheet preview – MG74PG1A08

Datasheet Details

Part number MG74PG1A08
Manufacturer Megawin
File Size 1.33 MB
Description 8051-Based MCU
Datasheet download datasheet MG74PG1A08 Datasheet
Additional preview pages of the MG74PG1A08 datasheet.

📁 Similar Datasheet

  • MG74P - 0.25m Sea of Gates and Customer Structured Arrays (OKI electronic componets)
  • MG7405WZ - Insulated Gate Bipolar Transistor (ROHM)
  • MG7420PLFC-X - LCD Module (Hitachi)
  • MG7210WZ - Insulated Gate Bipolar Transistor (ROHM)
  • MG7213WZ - 1200V 75A Insulated Gate Bipolar Transistor (ROHM)
  • MG73D - RED LED (Micro)
  • MG73P - 0.25m Sea of Gates and Customer Structured Arrays (OKI electronic componets)
  • MG75G2YL1 - TRANSISTOR MODULES (ETC)
  • MG75G6EL1 - NPN (ETC)
  • MG75H1BS1 - IGBT (ETC)
Other Datasheets by Megawin

Full PDF Text Transcription

Click to expand full text
8051-Based MCU MG74PG1A08 Data Sheet Version: 0.25 This document contains information on a new product under development by Megawin. Megawin reserves the right to change or discontinue this product without notice.  Megawin Technology Co., Ltd. 2005 All rights reserved. 2016/11 version 0.25 Features  1-T 80C51 Central Processing Unit  MG74PG1A08 with 8K Bytes OTP ROM ━ Code protection for OTP memory access ━ OTP data retention: 10 years at 85°C  On-chip 256 bytes scratch-pad RAM  Interrupt controller ━ 6 sources, two-level-priority interrupt capability ━ Two external interrupt inputs, nINT0 and nINT1 ━ All external interrupts support High/Low level or Rising/Falling edge trigger  Two 16-bit timer/counters, Timer 0 and Timer 1 ━ T0CKO on P1.4, T1CKO on P1.
Published: |