Download SY100E452 Datasheet PDF
SY100E452 page 2
Page 2
SY100E452 page 3
Page 3

SY100E452 Description

The SY10/100E452 are 5-bit differential registers with differential data (inputs and outputs) and clock. The registers are triggered by a positive transition of the positive clock (CLK) input. A high on the Master Reset (MR) asynchronously resets all registers so that the Q outputs go LOW.