Download SY10E256 Datasheet PDF
SY10E256 page 2
Page 2
SY10E256 page 3
Page 3

SY10E256 Description

The SY10/100E256 offer three 4:1 multiplexers followed by latches with differential outputs designed for use in new, high-performance ECL systems. Separate Select controls are provided for the leading 2:1 mux pairs (see block diagram). When the Latch Enable (LEN) is at a logic LOW, the latch is transparent and output data is controlled by the multiplexer select controls.