Download SY55857L Datasheet PDF
SY55857L page 2
Page 2
SY55857L page 3
Page 3

SY55857L Description

The SY55857L is a fully differential, high-speed dual translator optimized to accept any logic standard from single-ended TTL/CMOS to differential LVDS, HSTL, or CML and translate it to LVPECL. Translation is guaranteed for speeds up to 2.5Gbps (2.5GHz toggle frequency). The SY55857L does not internally terminate its inputs, as different interfacing standards have different termination requirements.

SY55857L Key Features

  • Single-ended: SSTL, TTL, CMOS
  • Differential: LVDS, HSTL, CML
  • fMAX > 2.5Gbps (2.5GHz toggle)
  • tr / tf < 200ps
  • Within-device skew < 50ps
  • Propagation delay < 400ps

SY55857L Applications

  • 2V. See “LVPECL Output Termination” section. Outputs are low impedance, emitter-followers. For AC-coupled applications, a pull-down resistor is required on Q an
  • 2V. See “LVPECL Output Termination” section. Outputs are low impedance, emitter-followers. For AC-coupled applic