Datasheet4U Logo Datasheet4U.com

SY55859L - 2.7Gbps Dual 2x2 Crosspoint Switch

Datasheet Summary

Description

The SY55859L is a dual CML 2x2 crosspoint switch optimized for high-speed data and/or clock applications (up to 3.2Gbps or 2.7GHz) where low jitter and skew are critical.

This device is pin-for-pin, plug-in compatible to the MAX3840.

Features

  • SuperLiteTM.
  • Pin-for-pin, plug-in compatible to the MAX3840.
  • Supply voltage operation: +3.3V±10%.
  • Low Jitter: -2psRMS random jitter -5psPP deterministic jitter.
  • Power saving output disable feature.
  • 15ps channel-to-channel skew.
  • Fast CML outputs:.

📥 Download Datasheet

Datasheet preview – SY55859L

Datasheet Details

Part number SY55859L
Manufacturer Micrel Semiconductor
File Size 297.82 KB
Description 2.7Gbps Dual 2x2 Crosspoint Switch
Datasheet download datasheet SY55859L Datasheet
Additional preview pages of the SY55859L datasheet.

📁 Similar Datasheet

  • SY55851A - 3.0GHz CML AnyGate Any Logic (Microchip)
  • SY55856U - 2.5 GHz Differential Two-Channel Precision CML Delay Line (Microchip)
  • SY5511 - LED Lamp (AUK)
  • SY5511B - LED Lamp (AUK)
  • SY5520 - 2 position single (SMC)
  • SY5545 - Rubber Seal 5 Port Solenoid Valve (SMC)
  • SY5000 - Rubber Seal 5 Port Solenoid Valve (SMC)
  • SY5002C - Flyback Controller (Silergy)
  • SY50103 - Flyback Regulator (Silergy)
  • SY50131 - Flyback Regulator (Silergy)
Other Datasheets by Micrel Semiconductor
  • SY55851 - 3.0GHz CML AnyGate ANY LOGIC
  • SY55851A - 3.0GHz CML AnyGate ANY LOGIC
  • SY55852U - D FLIP-FLOP
  • SY55853U - D Latch
  • SY55854U - 2 x 2 PROTECTION CROSSPOINT SWITCH
  • SY55855V - DUAL CML/PECL/LVPECL-to-LVDS TRANSLATOR
  • SY55856U - 2.5V/3.3V 2.5GHz DIFFERENTIAL 2-CHANNEL PRECISION CML DELAY LINE
  • SY55857L - ANY INPUT-to-LVPECL DUAL TRANSLATOR

Full PDF Text Transcription

Click to expand full text
SY55859L 3.3V, 3.2Gbps Dual 2X2 Crosspoint Switch General Description The SY55859L is a dual CML 2x2 crosspoint switch optimized for high-speed data and/or clock applications (up to 3.2Gbps or 2.7GHz) where low jitter and skew are critical. This device is pin-for-pin, plug-in compatible to the MAX3840. Each 2x2 of the SY55859L routes any input to any output, and thus can distribute or multiplex a clock or data stream. The I/O architecture is fully differential and CML compatible. Both inputs and outputs are optimized for 50 transmission lines. The inputs (DA 0-1 and DB 0-1) are internally terminated with 50, thus eliminating external termination, and the outputs (QA0-1 and QB0-1) include 50 source termination.
Published: |