Full PDF Text Transcription for SY89113U (Reference)
Note: Below is a high-fidelity text extraction (approx. 800 characters) for
SY89113U. For precise diagrams, and layout, please refer to the original PDF.
SY89113U 2.5V Low Jitter, Low Skew 1:12 LVDS Fanout Buffer with 2:1 Input MUX and Internal Termination General Description The SY89113U is a 2.5V low jitter, low skew, 1:...
View more extracted text
on General Description The SY89113U is a 2.5V low jitter, low skew, 1:12 LVDS fanout buffer optimized for precision telecom and enterprise server distribution applications. The input includes a 2:1 MUX for clock switchover applications. Unlike other multiplexers, this input includes a unique isolation design that minimizes channel-to-channel crosstalk. The SY89113U distributes clock frequencies from DC to >1GHz guaranteed over temperature and voltage. The SY89113U incorporates a synchronous output enable (EN) so that the outputs will only be enabled/disabled when they are already in the LOW state.
SY89113U Datasheet
