SY89543L Datasheet PDF (DIFFERENTIAL 2:1 LVDS MULTIPLEXER) | Download Micrel Semiconductor SY89543L

SY89543L - DIFFERENTIAL 2:1 LVDS MULTIPLEXER

Description

The SY89543L includes two precision, high-speed 2:1 differential Muxes with LVDS (350mV) compatible outputs with a guaranteed data rate throughput of 3.2Gbps over temperature and voltage.

Features

Dual 2:1 multiplexer Guaranteed AC performance over temp and voltage:.
DC-to > 3.2Gbps data rate throughput.
< 510ps In-to-Out tpd.
< 150ps tr/tf Ultra-low jitter design:.
< 1psRMS random jitter.
< 10psPP deterministic jitter.
< 10psPP total jitter (clock).
< 0.7psRMS crosstalk-induced jitter Unique input isolation design minimizes crosstalk Internal input termination Unique input termination and VT pin accepts DCcoupled and AC-coup.

Datasheet Details

Part number	SY89543L
Manufacturer	Micrel Semiconductor
File Size	163.61 KB
Description	DIFFERENTIAL 2:1 LVDS MULTIPLEXER
Datasheet	SY89543L Datasheet
Additional preview pages of the SY89543L datasheet.

📁 Similar Datasheet

SY89206V - DIFFERENTIAL PECL/ECL RECEIVER/BUFFER (MICREL)

SY89216V - DIFFERENTIAL PECL/ECL RECEIVER/BUFFER (MICREL)

SY89230U - Clock Divider (Micrel)

SY89231U - Clock Divider (Micrel)

SY89297U - Precision CML Dual-Channel Programmable Delay (Microchip)

SY89306V - 3.3V/5V 2.5GHz Differential PECL/ECL Receiver/Buffer (Microchip)

SY89874U - Programmable Clock Divider/Fanout Buffer (Microchip)

SY8002A1 - 2A Synchronous Step Down Regulator (Silergy)

SY8002E1 - 2A Synchronous Step Down Regulator (Silergy)

SY8002I - 2A Synchronous Step Down Regulator (Silergy)

Full PDF Text Transcription

Click to expand full text

Micrel, Inc. 3.3V, 3.2Gbps DUAL, DIFFERENTIAL 2:1 LVDS MULTIPLEXER with INTERNAL TERMINATION Precision Edge® Precision ESdYg89e5®43L SY89543L FEATURES Dual 2:1 multiplexer Guaranteed AC performance over temp and voltage: • DC-to > 3.2Gbps data rate throughput • < 510ps In-to-Out tpd • < 150ps tr/tf Ultra-low jitter design: • < 1psRMS random jitter • < 10psPP deterministic jitter • < 10psPP total jitter (clock) • < 0.7psRMS crosstalk-induced jitter Unique input isolation design minimizes crosstalk Internal input termination Unique input termination and VT pin accepts DCcoupled and AC-coupled inputs (LVDS, LVPECL, CML) 350mV LVDS output swing CMOS/TTL compatible MUX select Power supply 3.

Published: May 2, 2007 |