Datasheet4U Logo Datasheet4U.com

PL102-10 - Low Skew Output Buffer

General Description

The PL102-10 is a high performance, low skew, low jitter zero delay buffer designed to distribute high speed clocks and is available in 8-pin SOP or 6-pin SOT23 package.

It has two outputs that are synchronized with the input.

📥 Download Datasheet

Datasheet Details

Part number PL102-10
Manufacturer Micrel
File Size 250.40 KB
Description Low Skew Output Buffer
Datasheet download datasheet PL102-10 Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
FE AT UR E S  Frequency Range: − 15 to 170MHz @ 3.3V − 15 to 145MHz @ 2.5V  Internal Phase Locked Loop Allows Spread Spectrum Modulation on Reference Clock to Pass to Outputs.  Zero Input to Output Delay  Less Than 700ps Device to Device Skew  Less Than 200ps Skew Between Outputs  Less Than 100ps Cycle to Cycle Jitter  2.5V or 3.3V Power Supply  Available in 8-Pin SOP or 6-pin SOT GREEN/ RoHS Compliant Packages PL102-10 Low Skew Output Buffer PIN CONFIGURATION REFIN 1 8 CLKOUT GND 2 7 DNC CLK1 3 6 DNC CLK2 4 5 VDD SOP-8L CLK1 1 6 CLK2 GND 2 5 VDD REFIN 3 4 CLKOUT SOT23-6L DESCRIPTION The PL102-10 is a high performance, low skew, low jitter zero delay buffer designed to distribute high speed clocks and is available in 8-pin SOP or 6-pin SOT23 package.