Download PL138-58 Datasheet PDF
PL138-58 page 2
Page 2
PL138-58 page 3
Page 3

PL138-58 Description

The PL138-58 is a high performance low-cost 1: 4 outputs Differential LVPECL fanout buffer, with very low-skew and LVCMOS/LVTTL input interface for 3.3V and 2.5V operations. PL138-58’s two single-ended clock inputs are designed to accept a standard LVCMOS or LVTTL signal levels and produce a high quality set of 2.5V or 3.3V LVPECL outputs with the lowest.

PL138-58 Key Features

  • Four differential 2.5V/3.3V LVPECL output pairs
  • Output Frequency: ≤ 266 MHz
  • Selectable CLK0 or CLK1 inputs for redundant and