Datasheet4U Logo Datasheet4U.com

PL520-00 - Low Phase Noise VCXO

General Description

PL520-00 is a VCXO IC specifically designed to pull high frequency fundamental crystals.

Its design was optimized to tolerate higher limits of interelectrodes capacitance and bonding capacitance to improve yield.

It achieves very low current into the crystal resulting in better overall stability.

Key Features

  • 365 1365 1365 1223 1017 858 646 397 181.

📥 Download Datasheet

Datasheet Details

Part number PL520-00
Manufacturer Micrel
File Size 278.22 KB
Description Low Phase Noise VCXO
Datasheet download datasheet PL520-00 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
PL520 5mm LED Snap-in Panel Mount Holder P-tec
PL520 Green Laser Diode OSRAM
PL5209L3 Low Dropout CMOS Voltage Regulators Cystech Electonics Corp
PL5209M3 Low Dropout CMOS Voltage Regulators Cystech Electonics Corp
PL500-15 Low Phase Noise VCXO Micrel Semiconductor

Other Datasheets by Micrel

Part Number Description
PL520-20 Low Phase Noise VCXO
PL520-30 PECL and LVDS Low Phase Noise VCXO
PL520-80 Low Phase Noise VCXO
PL502-03 Low Phase Noise VCXO
PL502-04 Low Phase Noise VCXO

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
PL520-00 Low Phase Noise VCXO with multipliers (for 100-200MHz Fund Xtal) FE AT UR E S  100MHz to 200MHz Fundamental Mode Crystal.  Output range: 100 – 200MHz (no multiplication), 200 – 400MHz (2x multiplier), 400 – 700MHz (4x multiplier), or 800MHz – 1GHz (LVDS output only for 8x multiplier).  Available outputs: PECL, LVDS, or CMOS (High Drive (30mA) or Standard Drive (10mA) output).  Selectable OE Logic (enable high or enable low).  Integrated variable capacitors.  Supports 3.3V-Power Supply.  Available in die form.  Thickness 10 mil. DESCRIPTION PL520-00 is a VCXO IC specifically designed to pull high frequency fundamental crystals. Its design was optimized to tolerate higher limits of interelectrodes capacitance and bonding capacitance to improve yield.