Download 24LC512 Datasheet PDF
24LC512 page 2
Page 2
24LC512 page 3
Page 3

24LC512 Description

The Microchip Technology Inc. 24XX512(1) is a 512 Kbit Electrically Erasable PROM. The device is organized as one block of 64K x 8-bit memory with a two-wire serial interface.

24LC512 Key Features

  • Low-Power CMOS Technology
  • Read current: 400 µA, maximum
  • Standby current: 1 µA maximum (I-Temp.)
  • Two-Wire Serial Interface, I2C patible
  • Cascadable for up to Eight Devices
  • Schmitt Trigger Inputs for Noise Suppression
  • Output Slope Control to Eliminate Ground Bounce
  • 100 kHz, 400 kHz and 1 MHz Clock patibility
  • Page Write Time: 5 ms, Maximum
  • Self-Timed Erase/Write Cycle