Datasheet4U Logo Datasheet4U.com

ATtiny9 - CMOS 8-bit microcontroller

Download the ATtiny9 datasheet PDF. This datasheet also covers the ATtiny4 variant, as both devices belong to the same cmos 8-bit microcontroller family and are provided as variant models within a single manufacturer datasheet.

Features

  • High Performance, Low Power AVR® 8-Bit Microcontroller.
  • Advanced RISC Architecture.
  • 54 Powerful Instructions.
  • Most Single Clock Cycle Execution.
  • 16 x 8 General Purpose Working Registers.
  • Fully Static Operation.
  • Up to 12 MIPS Throughput at 12 MHz.
  • Non-volatile Program and Data Memories.
  • 512/1024 Bytes of In-System Programmable Flash Program Memory.
  • 32 Bytes Internal SRAM.
  • Flash Write/Erase Cycles:.

📥 Download Datasheet

Note: The manufacturer provides a single datasheet file (ATtiny4-Microchip.pdf) that lists specifications for multiple related part numbers.

Datasheet Details

Part number ATtiny9
Manufacturer Microchip
File Size 3.33 MB
Description CMOS 8-bit microcontroller
Datasheet download datasheet ATtiny9 Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
ATtiny9 8-bit AVR Microcontroller ATMEL
ATtiny10 8-bit AVR Microcontroller ATMEL
ATtiny102 8-bit AVR Microcontroller ATMEL
ATtiny104 8-bit AVR Microcontroller ATMEL
ATtiny11 8-bit Microcontroller Atmel

Other Datasheets by Microchip

Part Number Description
ATtiny10 CMOS 8-bit microcontroller
ATtiny13A CMOS 8-bit microcontroller
ATtiny1607 Microcontroller
ATtiny1614 8-bit AVR Microcontroller
ATtiny1616 8-bit AVR Microcontroller

Full PDF Text Transcription

Click to expand full text
ATtiny4/5/9/10 tinyAVR® Data Sheet Introduction The ATtiny4/5/9/10 is a low power, CMOS 8-bit microcontrollers based on the AVR® enhanced RISC architecture. The ATtiny4/5/9/10 is a 6/8-pins device ranging from 512 Bytes to 1024 Bytes Flash, with 32 Bytes SRAM. By executing instructions in a single clock cycle, the devices achieve CPU throughput approaching one million instructions per second (MIPS) per megahertz, allowing the system designer to optimize power consumption versus processing speed.
Published: |