Datasheet4U Logo Datasheet4U.com

SY100EL52 - 5V ECL Differential Data and Clock D Flip-Flop

General Description

The SY100EL52 is a differential data, differential clock D flip-flop.

Data enters the master portion of the flip-flop when the clock is low and is transferred to the slave, then the outputs, upon a positive transition of the clock.

Key Features

  • 365 ps Propagation Delay (typical).
  • 2.8 GHz Toggle Frequency (typical).
  • Internal 75 kΩ Input Pull-Down Resistors.
  • Available in 8-Lead SOIC Package General.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
SY100EL52 5V ECL Differential Data and Clock D Flip-Flop Features • 365 ps Propagation Delay (typical) • 2.8 GHz Toggle Frequency (typical) • Internal 75 kΩ Input Pull-Down Resistors • Available in 8-Lead SOIC Package General Description The SY100EL52 is a differential data, differential clock D flip-flop. Data enters the master portion of the flip-flop when the clock is low and is transferred to the slave, then the outputs, upon a positive transition of the clock. The differential clock inputs also allow the EL52 to be used as a negative edge triggered device. The EL52 employs input clamping circuitry so that, under open input conditions (pulled down to VEE), the outputs of the device will remain stable.