Datasheet4U Logo Datasheet4U.com

TP2424 - P-Channel Vertical DMOS FETs

General Description

The TP2424 low-threshold Enhancement-mode (normally-off) transistor uses a vertical DMOS structure and a well-proven silicon-gate manufacturing process.

Key Features

  • Low Threshold.
  • High Input Impedance.
  • Low Input Capacitance.
  • Fast Switching Speeds.
  • Free from Secondary Breakdown.
  • Low Input and Output Leakage.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
TP2424 P-Channel Enhancement-Mode Vertical DMOS FET Features • Low Threshold • High Input Impedance • Low Input Capacitance • Fast Switching Speeds • Free from Secondary Breakdown • Low Input and Output Leakage Applications • Logic-Level Interfaces (Ideal for TTL and CMOS) • Solid-State Relays • Linear Amplifiers • Analog Switches • Power Management • Telecommunication Switches General Description The TP2424 low-threshold Enhancement-mode (normally-off) transistor uses a vertical DMOS structure and a well-proven silicon-gate manufacturing process. This combination produces a device with the power handling capabilities of bipolar transistors and the high input impedance and positive temperature coefficient inherent in MOS devices.