Datasheet4U Logo Datasheet4U.com

MT46H32M16LF - Mobile Low-Power DDR SDRAM

General Description

8 Functional Block Diagrams 9 Ball Assignments 11 Ball Descriptions 13 Package Dimensions 15 Electrical Specifications 17 Electrical Specifications IDD Parameters 20 Electrical Specifications AC Operating Conditions 26 Output Drive Characteristics 31 Functional Descripti

Key Features

  • Mobile Low-Power DDR SDRAM MT46H32M16LF.
  • 8 Meg x 16 x 4 banks MT46H16M32LF.
  • 4 Meg x 32 x 4 banks MT46H16M32LG.
  • 4 Meg x 32 x 4 banks Features.
  • VDD/VDDQ = 1.70.
  • 1.95V.
  • Bidirectional data strobe per byte of data (DQS).
  • Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle.
  • Differential clock inputs (CK and CK#).
  • Commands entered on each positive CK edge.
  • DQS edge-aligned wit.

📥 Download Datasheet

📁 Similar Datasheet

Part Number Description Manufacturer
MT4600 P & N-Channel 100-V(D-S) MOSFET Matrix Microtech
MT4600 Dual N & P-Channel PowerTrench MOSFET MT Semiconductor
MT4601B02-1 LCD Module CSOT
MT4601B02-2 LCD Module CSOT
MT4605 20V Power MOSFET MT Semiconductor

Other Datasheets by Micron Technology

Part Number Description
MT46H32M32LF Mobile Low-Power DDR SDRAM
MT46H32M32LG Mobile Low-Power DDR SDRAM
MT46H128M16LF Mobile Low-Power DDR SDRAM
MT46H128M32L2 Mobile Low-Power DDR SDRAM
MT46H16M16LF Mobile Low-Power DDR SDRAM

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
512Mb: x16, x32 Mobile LPDDR SDRAM Features Mobile Low-Power DDR SDRAM MT46H32M16LF – 8 Meg x 16 x 4 banks MT46H16M32LF – 4 Meg x 32 x 4 banks MT46H16M32LG – 4 Meg x 32 x 4 banks Features • VDD/VDDQ = 1.70–1.95V • Bidirectional data strobe per byte of data (DQS) • Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle • Differential clock inputs (CK and CK#) • Commands entered on each positive CK edge • DQS edge-aligned with data for READs; centeraligned with data for WRITEs • 4 internal banks for concurrent operation • Data masks (DM) for masking write data; one mask per byte • Programmable burst lengths (BL): 2, 4, 8, or 16 • Concurrent auto precharge option is supported • Auto refresh and self refresh modes • 1.