Datasheet4U Logo Datasheet4U.com

MT9LSDT1672 - SYNCHRONOUS DRAM MODULE

General Description

The MT9LSDT872 and MT9LSDT1672 are high-speed CMOS, dynamic random-access, 64MB and 128MB memories organized in a x72 configuration.

These modules use internally configured quad-bank SDRAMs with a synchronous interface (all signals are registered on the positive edge of clock signals CK0).

Key Features

  • JEDEC-standard 168-pin, dual in-line memory module (DIMM).
  • PC133- and PC100-compliant.
  • Registered inputs with one-clock delay.
  • Phase-lock loop (PLL) clock driver to reduce loading.
  • Utilizes 133 MHz and 125 MHz SDRAM components.
  • ECC-optimized pinout.
  • 64MB (8 Meg x 72) and 128MB (16 Meg x 72).
  • Single +3.3V ±0.3V power supply.
  • Fully synchronous; all signals registered on positive edge of PLL clock.
  • Internal p.

📥 Download Datasheet

Full PDF Text Transcription (Reference)

The following content is an automatically extracted verbatim text from the original manufacturer datasheet and is provided for reference purposes only.

View original datasheet text
www.DataSheet4U.com ADVANCE 8, 16 MEG x 72 REGISTERED SDRAM DIMMs SYNCHRONOUS DRAM MODULE FEATURES • JEDEC-standard 168-pin, dual in-line memory module (DIMM) • PC133- and PC100-compliant • Registered inputs with one-clock delay • Phase-lock loop (PLL) clock driver to reduce loading • Utilizes 133 MHz and 125 MHz SDRAM components • ECC-optimized pinout • 64MB (8 Meg x 72) and 128MB (16 Meg x 72) • Single +3.3V ±0.