NP8P128A13TSM60E Overview
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7.
NP8P128A13TSM60E Key Features
- High-performance READ
- 115ns initial READ access
- 135ns initial READ access
- 25ns, 8-word asynchronous-page READ
- Architecture
- Asymmetrically blocked architecture
- Four 32KB parameter blocks with top or bottom configuration
- 128KB main blocks
- Serial peripheral interface (SPI) to enable lower pin count on-board programming
- Phase change memory (PCM)