Datasheet4U Logo Datasheet4U.com

A3PN020 - ProASIC3 nano Flash FPGAs

This page provides the datasheet information for the A3PN020, a member of the A3PN010 ProASIC3 nano Flash FPGAs family.

Datasheet Summary

Description

.

.

.

Features

  • Wide Range of Features.
  • 10 k to 250 k System Gates.
  • Up to 36 kbits of True Dual-Port SRAM.
  • Up to 71 User I/Os Advanced I/Os.
  • 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation.
  • Bank-Selectable I/O Voltages.
  • up to 4 Banks per Chip.
  • Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V / 2.5 V / 1.8 V / 1.5 V.
  • Wide Range Power Supply Voltage Support per JESD8-B, Allowing I/Os to Operate from 2.7 V to 3.6 V.
  • I/O Registers.

📥 Download Datasheet

Datasheet preview – A3PN020

Datasheet Details

Part number A3PN020
Manufacturer Microsemi Corporation
File Size 5.96 MB
Description ProASIC3 nano Flash FPGAs
Datasheet download datasheet A3PN020 Datasheet
Additional preview pages of the A3PN020 datasheet.

📁 Similar Datasheet

  • A3P015 - ProASIC3 Flash Family FPGAs (Microsemi)
  • A3P030 - ProASIC3 Flash Family FPGAs (Microsemi)
  • A3P030 - (A3Pxxx) ProASIC3 Flash Family FPGAs (Actel Corporation)
  • A3P060 - ProASIC3 Flash Family FPGAs (Microsemi)
  • A3P060 - (A3Pxxx) ProASIC3 Flash Family FPGAs (Actel Corporation)
  • A3P1000 - ProASIC3 Flash Family FPGAs (Microsemi)
  • A3P1000 - (A3Pxxx) ProASIC3 Flash Family FPGAs (Actel Corporation)
  • A3P1000 - Military ProASIC3/EL Low-Power Flash FPGAs (Actel Corporation)
  • A3P125 - ProASIC3 Flash Family FPGAs (Microsemi)
  • A3P125 - (A3Pxxx) ProASIC3 Flash Family FPGAs (Actel Corporation)
Other Datasheets by Microsemi Corporation

Full PDF Text Transcription

Click to expand full text
Revision 11 ProASIC3 nano Flash FPGAs Features and Benefits Wide Range of Features • 10 k to 250 k System Gates • Up to 36 kbits of True Dual-Port SRAM • Up to 71 User I/Os Advanced I/Os • 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation • Bank-Selectable I/O Voltages—up to 4 Banks per Chip • Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V / 2.5 V / 1.8 V / 1.5 V • Wide Range Power Supply Voltage Support per JESD8-B, Allowing I/Os to Operate from 2.7 V to 3.6 V • I/O Registers on Input, Output, and Enable Paths • Selectable Schmitt Trigger Inputs • Hot-Swappable and Cold-Sparing I/Os • Programmable Output Slew Rate† and Drive Strength • Weak Pull-Up/-Down • IEEE 1149.
Published: |