Datasheet4U Logo Datasheet4U.com

EDI88512C - 512Kx8 Monolithic SRAM

Datasheet Summary

Description

Data Inputs/Outputs Address Inputs Write Enables Chip Selects Output Enable Power (+5V ±10%) Ground Not Connected A0-18 WE# CS# OE# BLOCK DIAGRAM Memory Array Address Buffer Address Decoder I/O Circuits I/O0-7 Microsemi Corporation reserves the right to change products or specifications witho

Features

  •  512Kx8 bit CMOS Static.
  •  Random Access Memory.
  • Access Times of 70, 85, 100ns.
  • Data Retention Function (LP version).
  • TTL Compatible Inputs and Outputs.
  • Fully Static, No Clocks.
  •  32 lead JEDEC Approved Evolutionary Pinout.
  • Ceramic Sidebrazed 600 mil DIP (Package 9).
  • Ceramic SOJ (Package 140).
  •  Single +5V (±10%) Supply Operation The EDI88512C is a 4 megabit Monolithic CMOS Static RAM. The 32 pin DIP pinout adheres to the J.

📥 Download Datasheet

Datasheet preview – EDI88512C

Datasheet Details

Part number EDI88512C
Manufacturer Microsemi
File Size 382.15 KB
Description 512Kx8 Monolithic SRAM
Datasheet download datasheet EDI88512C Datasheet
Additional preview pages of the EDI88512C datasheet.

📁 Similar Datasheet

  • EDI88512CA - 512Kx8 Monolithic SRAM/ SMD 5962-95600 (ETC)
  • EDI8808CA35 - High Speed 64K Monolithic SRAM (EDI)
  • EDI8808CA45 - High Speed 64K Monolithic SRAM (EDI)
  • EDI8808CA55 - High Speed 64K Monolithic SRAM (EDI)
  • EDI8808CA70 - High Speed 64K Monolithic SRAM (EDI)
  • EDI8810H - Low Power 6T CMOS Monolithic SRAM (EDI)
  • EDI8810L - Low Power 6T CMOS Monolithic SRAM (EDI)
  • EDI88128C - 128K X 8 STATIC RAM CMOS MONOLITHIC (ETC)
  • EDI88128C - 128Kx8 MONOLITHIC SRAM (White Electronic Designs)
  • EDI88128CS - 128Kx8 Monolithic SRAM (White Electronic Designs)
Other Datasheets by Microsemi

Full PDF Text Transcription

Click to expand full text
EDI88512C 512Kx8 Monolithic SRAM, CMOS FEATURES  512Kx8 bit CMOS Static  Random Access Memory • Access Times of 70, 85, 100ns • Data Retention Function (LP version) • TTL Compatible Inputs and Outputs • Fully Static, No Clocks  32 lead JEDEC Approved Evolutionary Pinout • Ceramic Sidebrazed 600 mil DIP (Package 9) • Ceramic SOJ (Package 140)  Single +5V (±10%) Supply Operation The EDI88512C is a 4 megabit Monolithic CMOS Static RAM. The 32 pin DIP pinout adheres to the JEDEC evolutionary standard for the four megabit device. Both the DIP and CSOJ packages are pin for pin upgrades for the single chip enable 128K x 8, the EDI88128C. Pins 1 and 30 become the higher order addresses.
Published: |